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The high-frequency performance of transistors is usually assessed by speed and gain figures of merit, 
such as the maximum oscillation frequency fmax, cutoff frequency fT, ratio fmax/fT, forward transmission 
coefficient S21, and open-circuit voltage gain Av. All these figures of merit must be as large as possible 
for transistors to be useful in practical electronics applications. Here we demonstrate high-performance 
graphene field-effect transistors (GFETs) with a thin AlOx gate dielectric which outperform previous 
state-of-the-art GFETs: we obtained fmax/fT > 3, Av > 30 dB, and S21 = 12.5 dB (at 10 MHz and depending 
on the transistor geometry) from S-parameter measurements. A dc characterization of GFETs in 
ambient conditions reveals good current saturation and relatively large transconductance ~600 S/m. 
The realized GFETs offer the prospect of using graphene in a much wider range of electronic applications 
which require substantial gain.
Graphene is one of the most intensively investigated two-dimensional materials for electronics owing to its large 
charge carrier mobility (>5,000 cm2/(Vs) at room temperature)1, which is almost equal between holes and elec-
trons2, and large saturation velocity3. However, despite intensive research efforts, there are no graphene-based 
electronic devices available on the market at present. The lack of a bandgap in graphene prevents GFETs from 
being turned off, which results in large off-state currents and high static power dissipation, and thus represents a 
fundamental obstacle for the development of graphene-based logic gates4.
In contrast, turning off transistors is not required for most analog applications, but the absence of a bandgap 
weakens the drain current saturation required for high gain operation. Therefore, improving current saturation 
in GFETs in combination with high mobility of graphene, represent a promising path in the field of high-frequency 
analog electronics. One possible way to improve current saturation in GFETs is to use ultra-clean samples exhib-
iting high saturation velocity on substrates with high phonon energy and small density of defects, e.g., h-BN5. 
However, this technology is not yet mature enough to be applied in a large-scale production and is limited by the 
high cost and complex processing. Similarly, patterning graphene into nanoribbons to open a bandgap reduces 
the charge carrier mobility and therefore the on-state current, eliminating advantage of improved current satura-
tion. A different approach consists of using thin gate dielectrics in order to assist the channel “pinch-off ” and 
reduce the effect of intrinsic carriers and interfacial traps, which consistently improves saturation6. A thinner 
oxide (thickness tox) also improves the transconductance (gm) which is proportional to 
−tox
1.
Here we demonstrate high-frequency GFETs on conventional SiO2 substrates with improved drain current 
saturation yielding high-gain operation. The current saturation was improved by utilizing a thin (tox ~ 4 nm) 
AlOx top-gate insulator with good dielectric constant (εr,ox ~ 6.4). This resulted in improved oxide capacitance 
(Cox = 1.37 μF/cm2)7, 8 and therefore strong gate control over carriers in the graphene channel. As a consequence, 
the output conductance (gd) was reduced well below 50 S/m (normalized by the channel width W) leading to very 
large values of the open-circuit voltage gain Av > 30 dB and forward gain S21 = 12.5 dB (at 10 MHz) in GFETs with 
the channel widths W = 10 μm and W = 100 μm, respectively, which are the highest gains measured in GFETs so 
far9–12. This low output conductance also contributed to a large ratio between the extrinsic maximum oscillation 
frequency (fmax) and cutoff frequency (fT) of ~3, which is unusually high for GFETs, in which fmax/fT typically 
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ranges from <113, 14 to ~1.515, 16 to 3.317. However, the highest measured extrinsic fmax was 21.3 GHz highlighting 
the need for alternative substrates with less charge traps14 and cleaner graphene transfer process16.
GFETs comprising the same type of gate insulator have been successfully implemented in the past in more 
complex circuits like integrated inverters and ring oscillators capable of performing signal generation up to 
4.3 GHz18, voltage gain up to 13 or 22.3 dB19, mixing and modulation7. However, a direct investigation of the high 
frequency performance of these GFETs has not been performed so far. In this work, different figures of merit, 
such as fmax, fT, Av and S21, were extracted from the S-parameter measurements of the individual GFETs to inves-
tigate their performance and scaling.
Experimental
Monolayer graphene grown by chemical vapor deposition (CVD) on Cu was used in the fabrication of the inves-
tigated coplanar GFETs. After the growth, graphene was transferred to high-resistivity (~5 kΩcm) Si substrates 
with a 1 μm thick top layer of SiO2 by a wet process4. The graphene stripes were defined by e-beam lithography 
followed by reactive ion etching in oxygen plasma. The coplanar GFETs were fabricated as depicted in Fig. 1. The 
channel width W was 10, 40 and 100 μm while the gate length L was 0.8, 0.9, 1, 1.1 and 2.2 μm. Top gates were 
patterned by e-beam lithography followed by e-beam evaporation of 100 nm of Al. A thin ( ~t 4ox  nm) native layer 
of AlOx was formed on all surfaces of the Al gates (including the surface at the interface with graphene) by expos-
ing the samples to air8, 20–23. The source/drain contacts were fabricated in the final e-beam lithography step, sepa-
rated by a very small underlap (u ~ 100 nm) from the gate. Such underlaps introduce access resistances between 
the source/drain and gate which cannot be gated and therefore reduce transconductance and gain. The access 
resistances can be eliminated by a self-aligned transistor layout4, 21 in which the source and drain are overlapped 
with the gate. However, we found that overlaps introduce additional parasitic capacitances which have more det-
rimental effect on the high-frequency response of the transistors than access resistances. Typically, self-aligned 
GFETs with overlapped gate and source/drain exhibited ~3 times smaller fmax compared to GFETs with (small) 
underlaps. Such deterioration of the high-frequency response has not been observed in self-aligned T-gate GFETs 
on flexible substrates23. This is probably because the sufficiently large underlaps have been created by shadowing 
the evaporated source/drain material by the T-gates23. The source/drain contacts were made of Au (100 nm thick, 
without an additional adhesion layer) because we found that pure Au7 provides the lowest contact resistance to 
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Figure 1. High-frequency GFET. (a) Optical image of one of the fabricated GFETs with the gate length 
L = 1.1 μm. Graphene stripe cannot be seen as it is completely covered by the contacts. (b) Schematic of the 
central part of the GFET. Source (S) and drain (D) contacts (Au; yellow) are separated by an underlap (length u) 
from the gate (G) contact (Al; red core), which is covered by an insulating layer (AlOx; gray shell). Width of 
graphene stripes Ws was 5, 20 and 50 μm. All GFETs had the same contact width (~50 μm) regardless of the 
stripe width. The channel width =W W2 s. (c) Scanning electron microscopy image of the central part of one the 
fabricated GFETs with the gate length L = 1 μm. The underlap is =u 100 nm.
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Results and Discussion
All GFETs were initially characterized at dc to find the optimum biasing conditions for the S-parameter charac-
terization. In ambient air, most of the fabricated GFETs exhibited p-type behavior at low biases with the Dirac 
voltage .~V 0 250  V. A small hysteresis was observed in the dc characteristics of the GFETs. The shift of the Dirac 
voltage was ~12% of the VGS sweeping range and it did not have any influence on gm and gd. We found that the 
transconductance of the GFETs was larger in the p-type regime (VGS < V0) than in the n-type regime (VGS > V0). 
This can be attributed to the larger contact resistance in the n-type regime due to the formation of a “pnp” junction 
between the large workfunction Au contacts and the n-type channel24, 25. Moreover, the hole mobility was also 
found to be slightly larger than the electron mobility, as expected for graphene deposited on SiO2 substrates26, 27. 
Therefore, the GFETs were biased in the p-type regime to maximize the transconductance during the S-parameter 
characterization. In order to also minimize the output conductance, the GFETs were measured in the p-type sat-
uration regime (VDS < VGS − V0 < 0). S-parameter measurements were performed in a Cascade Microtech Summit 
12561B probe station. Input and output ac signals were applied by Anritsu Vectorstar MS4647A vector network 
analyzer. Gate and drain dc biasing was applied by Keithley 2600 source meters. The GFETs were probed by 
Cascade Microtech 110-A probes with a 100 μm-pitch.
Figure 2 shows the output characteristics and conductance of a typical GFET with L = 1 μm and W = 10 μm 
for several negative values of VGS, i.e., for transistor operation deep into the p-type regime. Additional advantage 
of operating p-doped GFETs in the p-type regime is that larger drain currents ID can be reached compared to the 
n-type regime. This is because larger values of −V VGS 0  for V0 > 0 can be obtained for negative VGS than for 
positive VGS since |VGS| is limited by the breakdown voltage Vb of the gate oxide (here Vb = 2.9 V). At small VDS , 
the graphene channel is uniformly p-doped and the GFET is in the ohmic regime exhibited by the linear ID − VGS 
curves. A larger VDS  reduces the hole concentration near the drain leading to charge neutrality and the onset of 
saturation at = −V V VDS GS 0. At even larger VDS , the charge neutrality point moves towards source with electron 
accumulation on the drain side. However, as long as VDS  is not too large, the electron accumulation is not signif-
icant and the output conductance approaches zero reflecting strong current saturation. In this regime, the thin 
dielectric exerts strong capacitive control over the drain current leading to a larger channel depletion rate which 
improves the drain current saturation6. For −V V VDS GS 0 , the current saturation is lost due to significant 
Figure 2. Output characteristics and small-signal conductances of the fabricated GFETs in ambient air. (a) 
Drain current ID as a function of VDS for different VGS in a GFET with =W 10 μm and =L 1 μm. The onset of 
saturation is at = −V V VDS GS 0 and it moves to larger V SD  at larger V SG . (b) The transconductance gm and 
output conductance gd of the fabricated GFETs at the operating point at which they exhibit the largest voltage 
gain Av.
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electron accumulation between the charge neutrality point and drain. This can be observed in the first three plot-
ted curves ( ≤ .V 0 5GS  V) in Fig. 2(a).
The highest values of the open-circuit voltage gain =A Z Z/v 21 11  measured for each of the fabricated GFETs 
are shown in Fig. 3(a). The gain was extracted from the S-parameter measurements of the GFETs biased at nega-
tive VDS and VGS. The open-circuit voltage gain is equal to the intrinsic transistor gain =A g g/m d at low frequen-
cies. The intrinsic gain A is not expected to scale with W or L because gm scales with W/L while gd approximately 
scales with W/L. However, due to the influence of the contact resistance, the intrinsic gain A and consequently Av 
were smaller at shorter L. The largest measured Av was above 30 dB at 10 MHz for GFETs with ~L 1 μm and 
W = 10 μm. This is the highest voltage gain reported for GFETs so far9–11. The notable scatter of gain values can be 
attributed to device-to-device variability from the intrinsic non-uniformity of CVD graphene and contact mis-
alignment. Due to the inherent overlay error of the e-beam exposure system, the perfect alignment between the 
gate and source/drain contacts, as shown in Fig. 1(c), was not possible in all fabricated GFETs. This led to the 
scatter in the measured data because, e.g., smaller underlap (or even unintentional overlap) reduced access resist-
ances and therefore increased Av and S21, but at the same time reduced fT and fmax due to the increase of parasitic 
capacitances.
The measured forward transmission coefficient S21 as a function of W L/  is shown in Fig. 3(b). This coefficient 
reflects the real power amplification as S21
2 is equal to the transducer power gain of a two-port network. We 
found that S21  scales with W L/  which was expected as it is proportional to gm. The narrowest devices (W=10 μm) 
exhibited <S 021  dB, i.e., power attenuation. The highest measured value was 12.5 dB at 10 MHz for 10 times 
wider devices. This is also the highest S21  reported in literature for a graphene channel with W=100 μm12.
Figure 4(a) shows the cutoff frequency fT measured on each GFET and plotted as a function of the gate length 
L. The highest measured fT was 10.3 GHz in a device with W = 10 μm and L = 1 μm. The cutoff frequency is 
strongly affected by relatively low charge-carrier mobility (μ < 1000 cm2/(Vs)). Mobilities above 5000 cm2/(Vs) 
have been obtained in CVD graphene deposited on SiO226, 27, but the top gate introduces charge traps at the inter-
face with graphene that act as scattering centers degrading transistor performances. The cutoff frequency fT was 
found to scale approximately with −L 1, as suggested by the black line in Fig. 4(a). However, the scaling trend is not 
preserved at submicron gate lengths due to the increased influence of contact resistance in shorter devices.
Figure 3. The highest gain in each of the fabricated GFETs at 10 MHz. (a) The open circuit voltage gain Av as a 
function of the gate length L. (b) The forward gain S21 as a function of W L/ . The highest value of 12.5 dB was 
obtained for =W 100 μm and = .L 1 1 μm. A W L/  fit is suggested by the black line because S21 scales with gm 
and therefore with W L/ .
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Figure 4(b) shows the highest measured maximum oscillation frequency fmax obtained for each GFET and 
plotted as a function of the gate length L. The highest measured extrinsic fmax was 21.3 GHz in a GFET with 
W = 10 μm and L = 1 μm (discussion on the intrinsic fmax can be found in the Supplementary information). The 
obtained values are comparable to those of GFETs with the same gate length14, 16, 28. Even though it has previously 
been found that fmax does not scale very well with the gate length in GFETs
28, we observed a gate-length depend-
ence −L 1 down to 0.8 μm, despite noticeable degradation in submicron devices. We obtained larger fmax in nar-
rower devices confirming expected scaling ∝ ∝− −f R Wmax g
1/2 1/2, where Rg is the gate resistance28. Even larger 
fmax can be obtained if the contact and gate width are adjusted to the actual channel width (i.e., not as in the pre-
sented GFETs in which the same metal layout shown in Fig. 1 was used regardless of the channel width). In such 
devices, the highest measured fmax was 26 GHz with W = 10 μm and L = 1 μm. However, in general, narrower 
channels result in smaller gain S21 , i.e., there is a tradeoff between S21  and fmax.
Figure 5 shows the maximum oscillation frequency fmax as a function of the cutoff frequency fT. Larger ratio 
f f/max T usually indicates better drain current saturation because, to a first approximation, ∝
−f f g/max T d
1/2 28. In 
InP and GaAs high electron mobility transistors, the fastest available technologies, ~f f/ 2max T  
28, with the highest 
measured value of 3.1 in InP transistors exhibiting = .f 1 2max  THz
29. In most of the GFETs realized so far, fmax is 
usually smaller than fT
13, 14. A ratio of 1.5 has been obtained in GFETs by reducing the gate resistance through a 
T-gate structure15, 16. The highest ratio reported so far in GFETs has been 3.3 but it has been obtained at 
=V 7SD  V17. In the present work, we obtained the highest measured = .f f/ 3 2max T , with an average value of 2 for 
GFETs with =W 10 μm. This compares favorably to the state of the art GFETs because all our measurements were 
performed at <V 2DS  V. Therefore, an improvement of cutoff frequency by mobility enhancement and contact 
resistance reduction are expected to increase fT and therefore to increase fmax beyond that of the state of the art 
GFETs.
Conclusion
We have demonstrated GFETs with a thin layer of AlOx ( =t 4ox  nm) gate dielectric. The fabricated GFETs exhibit 
intrinsic gain >g g/ 30m d  dB, forward gain ~S 1221  dB, and ratio ~f f/ 3max T , at different transistor geometries. 
The highest = .f 21 3max  GHz was obtained at a gate length =L 1 μm indicating adverse influence of contact 
resistance at shorter gate lengths. However, the critical technological parameters that should be optimized to 
improve fmax have been identified and they are mostly technological rather than fundamental in nature. The 
Figure 4. The largest values of the high-frequency transistor response parameters of each fabricated GFET as a 
function of gate length L. (a) The cuttof frequency fT and (b) maximum oscillation frequency fmax. A 
−L 1 fit is 
suggested by the black line in both plots.
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quality of CVD graphene should be enhanced to provide better homogeneity, allowing a more accurate study of 
the improvement of transistor performance with scaling. Smoother substrates and less defective interfaces should 
be used to reduce the scattering and increase carrier mobility. Contact resistance should be reduced below 
100 Ωμm to simultaneously improve gain and frequency performances. Finally, the gate resistance should be 
reduced to enhance fmax, which can be accomplished through a T-gate structure. Our study has therefore also 
served to emphasize several remaining challenges of graphene technology which should be overcome to further 
expand applications of GFETs in electronics.
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